

UK Patent Application GB 2 304 438 A

(43) Date of A Publication 19.03.1997

(21) Application No 9516877.9

(51) INT CL⁹
H03K 19/177

(22) Date of Filing 17.08.1995

(52) UK CL (Edition O)
G4H HU H13D H14A H14B

(71) Applicant(s)

Kenneth Austin
Brockhurst Hall, Brockhurst Way, NORTHWICH,
Cheshire, CW9 8AL, United Kingdom

(56) Documents Cited
GB 2286737 A EP 0253530 A2

(72) Inventor(s)

Kenneth Austin


(58) Field of Search
UK CL (Edition N) G4H HU
INT CL⁹ H03K
ONLINE:WPI

(74) Agent and/or Address for Service


Roystons
Tower Building, Water Street, LIVERPOOL, L3 1BA,
United Kingdom


(54) Re-configurable application specific device

(57) In a re-configurable semi-conductor integrated circuit device which, as made, comprises a plurality of cells (2) which have two or more possible configurations, means (3) for storing configuration data for at least two cell configurations (per cell), data memory (5) for the array of cells, and input/output channels for the device, improvements in flexibility and efficiency are made possible by the provision of a programmable micro-controller (9) and a direct memory access engine (11) controlled by the programmable micro-controller to control the transfer of data to and/or from: the array memory; the input/output channels and the means storing configuration data. Re-configuration may be initiated by interrupt signals generated by an off-chip signal, an on-chip signal or an on-chip event. A plurality of programmable sequencers are used to generate a sequence of configuration data storage addresses.



GB 2 304 438 A








FIG. 3







FIG. 4








FIG. 8




FIG. 9

TITLE: Re-configurable application specific device

DESCRIPTION

5 The present invention relates to a re-
configurable integrated circuit, with particular
emphasis on a re-configurable application specific
device, but without limitation to same.

10 U.K. Patent Application No. 9503003 describes a
configurable semi-conductor integrated circuit, eg. a
digital signal processor, in which an area thereof is
formed with a plurality of cells each having at least
one function and interconnections with at least some
other said cells. At least some of the plurality of
cells have interconnections which are electrically
selectable as to their conduction state, and at least
15 some of the plurality of cells have interconnections
which are pre-wired. Each cell has two or more possible
configurations, each configuration being defined by the
cell function and/or its interconnection with other
cells according to cell configuration data. Means is
20 provided for storing configuration data for at least two
cell configurations (per cell) and means is provided to
enable one of the possible cell configurations according
to the cell configuration data selected. A control
circuit is utilised to pass configuration data, program

data and coefficients to an array memory and memory caches.

The previous architecture had fixed programming circuitry and the present invention aims to provide 5 improvements in flexibility and efficiency.

Accordingly, the present invention provides a re-10 configurable semi-conductor integrated circuit device of the type which, as made, comprises a plurality of cells which have two or more possible configurations, means 15 for storing configuration data for at least two cell configurations (per cell), data memory for the array and input/output channels for the device, the device further comprising a programmable micro-controller and a direct memory access engine controlled by the programmable micro-controller to control the transfer of data to 20 and/or from:- the array memory; the input/output channels and the means storing configuration data.

More particularly, the direct memory engine 25 (hereinafter referred to as a DMA engine) directly generates internal and external addresses transferring a preselected number of data words. Thus, the micro-controller directs data transfer, while the DMA engine is responsible for transferring data at high speed. It receives its instructions from the micro-controller and 30 transfers data in the background.

A further advantageous feature is the provision

of interrupt logic that can be used to interrupt the main flow of data and cause a new set of transfers to occur. Interrupts may be generated either by an off-chip signal, and on-chip signal or an on-chip event caused by an interrupt timer. It is preferred that the micro-controller has a dedicated interrupt circuit for each of the logic blocks. For this purpose each logic block feeds a control node of the micro-processor which can be used to signify the end of a task or request for more data etc. More preferably still, the micro-controller has a timer for each logic block and the timer can be used to time a process that the block is performing thereby freeing the block from dedicating some of its cells to this task. A further alternative is for external signals to be routed into the micro-controller from the input to replace or be used in conjunction with internally generated interrupts.

More particularly the device further comprises a plurality of programmable sequencers which can be programmed individually or in combination to generate a sequence of configuration data storage addresses.

A further feature of the invention comprises a programmable input/output by which the band width allocated for user input/output of configuration data and program data can be altered according to the application of the device.

The present invention will now be described further, by way of example only, with reference to the accompanying drawings; in which:-

5 Figure 1 is a schematic block diagram showing the principal elements of an integrated circuit device according to the present invention,

Figure 2 illustrates the device of Figure 1 in further detail,

10 Figure 3 is a schematic diagram showing in further detail one cell of the logic block for the device of Figures 1 and 2,

Figure 4 is a schematic illustrating the logic blocks and the associated circuitry with address line and active cache selection,

15 Figure 5 is a schematic of the logic blocks showing the details of the circuitry utilised for selecting and updating the memory caches,

Figure 6 is a block diagram illustrating a single bit sequencer for use in the device of Figures 1 and 2,

20 Figure 7 is a schematic circuit diagram for a programmable modulo counter as used in the single bit sequencer,

Figure 8 is a flow chart illustrating part of a normal program flow, and

25 Figure 9 is a flow chart showing the interrupt service routine.

The present invention is described in the context of an integrated circuit intended for an application specific device, one embodiment of which is a reconfigurable signal processor (DSP). A device according to Figure 1 comprises a plurality of logic function units or cells 2, programmable inputs and outputs 4 for the logic function units, and a configuration cache 3 storing configuration data for the logic function units. In practice, the configuration cache 3 may be on-chip in immediate proximity to the logic function units as part of an array of logic blocks, as illustrated in Figures 3, 4 and 5. The processor also comprises a data memory 5, a micro-sequencer 7, a micro-controller 9, a direct memory access engine 11 and programmable input/output 13 for the DMA engine and micro-controller.

According to a preferred embodiment the logic block array comprises 32 logic blocks 21 as shown diagrammatically in Figure 2. Each logic block 21 comprises a matrix array of cells, for example an array of 8 x 8 cell. Figure 3 illustrates schematically in further detail one of the logic cells of one of the logic blocks 21. It comprises a cell function unit 22 incorporating the desired logic circuitry, an 8 bit decoder 23, four-8 bit configuration caches 25(a-d), comprising programmable memory (RAM), two-8 bit ROM

configuration memories 27a, b representing two alternative boot-up configurations for the cell function unit. Usually the cells will be disposed in groups, eg. columns which show the same boot up configuration - representing primary functions, eg. shifter, compare, adder etc. Also there are decode cells, eg. the row of cells at the bottom in Figures 4 and 5. Also illustrated are two 4-1 input multiplexers 28, 29 receiving signal inputs from other cells at 38 and 40, and a 1-4 output multiplexer 31 giving outputs to other cells at 42. The decoder 23 controls the input and output multiplexers and the cell function unit, either in terms of logic function or interconnect function by way of connection lines 30, 32, 34 and 36, according to which of the configuration caches 25a-d, 27a, b is selected. In addition an instruction bus 35 connects into the logical unit from the decode cells and also serves to control the function of the logic function unit. In the illustrated embodiment caches 25 and 27 have four and two address lines respectively. Addressing of the logic block and transferring of data is described further with reference to Figure 2, 4 and 5.

The micro-controller 9 instructs the DMA engine 11 having taken its program instructions from the programmable input 13 via multiplexer 41. The program

data is read in along program data bus 43.

Figure 6 illustrates one of eight single bit sequencers for the device which make up the micro-sequencer 7 of Figure 1. Each comprises, in the 5 illustrated embodiment a four-input multiplexer 601 receiving global clock inputs - CLK1, CLK2, CLK3 and CLK4. There are two modulo counters, one, 100, operating on frequency and the other, 101, operating on sequence length. These are set from the micro- 10 controller. A sequence can be stored in each of RAM blocks A and B. Means is provided for selecting which of the sequences is to be output on a global cache line. Figure 6 illustrates the output for global cache-line 15 G1. Thus, there are eight possible outputs G1-G8 for the whole device. The global lines G1-G8 are illustrated in Figure 4. Signals from the 8 global lines can be fed to each logic block 21. The global lines connect with 3, 8 input multiplexer 105, 107 and 109. The micro-controller controls the multiplexers 20 105, 107, 109 according to the selection of either RAM A or RAM B which has associated read enable, write enable, and data transmission lines 210, 212 and 214 respectively. Outputs from the three multiplexers 105, 107, 109 feed to decoder 115. Furthermore, there are 25 node connections in each logic block and global connections with each logic block, x busses, these can

provide a signal source for selection by the multiplexer as an alternative to or in addition to signals on lines G1-G8. Decoder 15 has six output lines which connect with the respective RAM and ROM memory caches by horizontal connection lines.

Figure 5 illustrates for one logic block the circuitry utilised for selecting and/or updating the caches of the array of cells. Co-ordinate selection of any of the caches 25a-d, 27a, b of a cell is possible 10 utilising the two decoders 502, 504 by way of the DMA engine 11 under the instructions from the micro-controller. Transferring of data to the selected caches (in the case of the RAM caches 25a-d) is by data bus 506 with data being passed by the DMA engine under 15 instruction from the micro-controller. Where the data is to be written to the number of the caches is to be same, this can be written simultaneously to these caches.

The micro-controller has associated interrupt 20 logic which can be used to interrupt the main flow of data and cause a new set of transfers to occur. Interrupts may be generated by either an off-chip signal, for example through the programmable input 13, an on-chip signal or an on-chip event caused by an 25 interrupt timer. The micro-controller 9 has a dedicated interrupt circuitry for each of the 32 array blocks.

Furthermore each block can generate an interrupt by taking a control node on the micro-controller high, signalling the end of a task or request for more data. Alternatively, the micro-controller can use one of its 5 32 timers (not illustrated), ie. one for each logic block, to time a process that the block is performing thereby freeing the block from dedicating some of its cells to this task. External signals can be routed into the micro-controller which can replace or be used in 10 conjunction with other generated interrupts.

A further feature of the invention is the use of programmable input/output which allows the designer to allocate pins, ie. band width, to apportion user input/output for configuration data and program data. 15 Accordingly, a program address generator 150 is provided - see Figure 2. A multiplexer 41 sets the band width for the configuration data and the program data under control of the micro-controller 9, in conjunction with the DMA engine and the respective address busses 20 154, 156 and 158. Thus, the band width/number of pins allocated to configuration and program data respectively can be allocated according to the requirements for the task to be performed.

The operation of the circuit will now be 25 described with reference to the flow chart of Figure 8. On powering up the device to configure a specific

application, the program input determines whether one of the prewired ROM configuration 27a, 27b is to be selected. If it is then the required control information is sent to the array as indicated by box 100. If not, then the required configuration data is written to say the first memory cache 25a and the first logic block. The timer will be set for that logic block as will the interrupts for that logic block. The process is repeated for all the logic blocks with the configuration data to be written to the blocks being determined by the architecture specification data, whilst the timers and interrupts are set according to control flow information. This all serves to initialise the array with the required start-up configuration if it is not to be one of the prewired boot configurations.

In the normal program flow the micro-controller is programmed to monitor a node in each logic block so that when an event occurs which turns it high or low a corresponding instruction will be carried out. In the example given for a false signal, instructions are sent to a decode cell to set a desired function for one column of cells. That selection will remain, for example until the allocated time has been completed or until an interrupt signal is received from one or more of the various sources. Where the signal is true then an alternative configuration cache is adopted. The

program continues to run with that configuration cache until it is instructed to change caches as part of the program run or according to interrupts.

5 Figure 9 illustrates a interrupt service routine in more detail from which it will be seen that interrupts may be array interrupts 61 or timer interrupts 63. There is one for each logic block.

CLAIMS

1. A re-configurable semi-conductor integrated circuit device of the type which, as made, comprises a plurality of cells which have two or more possible configurations, means for storing configuration data for at least two cell configurations (per cell), data memory for the array and input/output channels for the device, the device further comprising a programmable micro-controller and a direct memory access engine controlled by the programmable micro-controller to control the transfer of data to and/or from:- the array memory; the input/output channels and the means storing configuration data.
2. A device as claimed in claim 1 in which the direct memory engine directly generates internal and external addresses transferring a preselected number of data words.
3. A device as claimed in claim 1 or 2 in which the micro-controller directs data transfer, while the DMA engine is responsible for transferring data at high speed.
4. A device as claimed in any one of claims 1, 2 or 3 in which interrupt logic is provided to interrupt the main flow of data and cause a new set of transfers to occur.

5. A device as claimed in claim 4 in which
interrupts are generated either by an off-chip signal,
an on-chip signal or an on-chip event caused by an
interrupt timer.
5. A device as claimed in claim 4 or 5 in which the
micro-controller has a dedicated interrupt circuit for
each of the logic blocks.
7. A device as claimed in claim 6 in which each
logic block feeds a control node of the micro-processor
10 which can be used to signify the end of a task or
request for more data etc.
8. A device as claimed in any one of claims 4, 5, 6
or 7 in which the micro-controller has a timer for each
logic block and the timer can be used to time a process
15 that the block is performing.
9. A device as claimed in any one of claims 4 to 8
in which external interrupt signals are routed into the
micro-controller from the input to replace or be used in
conjunction with internally generated interrupts.
20. A device as claimed in any one of the preceding
claims further comprising a plurality of programmable
sequencers which can be programmed individually or in
combination to generate a sequence of configuration data
storage addresses.
25. A device as claimed in any one of the preceding
claims further comprising a programmable input/output by

which the band width allocated for user input/output of configuration data and program data can be altered according to the application of the device.

12. A device constructed and arranged substantially as hereinbefore described with reference to and as illustrated in the accompanying drawings.

Relevant Technical Fields

(i) UK CI (Ed.N) G4H (HU)

(ii) Int CI (Ed.6) H03K

Search Examiner
M J DAVIES

Databases (see below)

(i) UK Patent Office collections of GB, EP, WO and US patent specifications.

Date of completion of Search
13 NOVEMBER 1995

(ii) ONLINE: WPI

Documents considered relevant
following a search in respect of
Claims :-
1-12

Categories of documents

X: Document indicating lack of novelty or of inventive step. P: Document published on or after the declared priority date but before the filing date of the present application.

Y: Document indicating lack of inventive step if combined with one or more other documents of the same category. E: Patent document published on or after, but with priority date earlier than, the filing date of the present application.

A: Document indicating technological background and/or state of the art. &: Member of the same patent family; corresponding document.

Category	Identity of document and relevant passages	Relevant to claim(s)
X, E	GB 2286737 A (PILKINGTON)	1 at least
X	EP 0253530 A2 (HONEYWELL)	1 at least

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).